This paper discusses manufactumbilty of state-of-the-art low power technologies. We report the results on two generations of bulk CMOS technologies, triple-well CMOS and Thin Film Silicon on Insulator (TFSOI) technologies. We present technology capabilities for several values of supply voltage and address the issue of performance scaling with the supply voltage reduction. Then we focus on the statistical characterization of these technologies and discuss both interchip and intrachip variations. Finally, we present the digital and analog designer perspectives on the low power IC operation.
Introduction
Reduction of IC power consumption is typically synonymous with the reduction of the dynamic power dissipation, Pcha,, in digital IC's. In such a case, low power design can be achieved by reducing the following parameters: supply voltage, load capacitances and circuit activity rate. The decrease in supply voltage is the most effective method since the dynamic power dissipation is proportional to the square of supply voltage. Reduction of load capacitances is limited if we assume that the interconnect capacitances dominate which is the case for the scaled down technologies. Power savings can be also achieved by a number of architectural solution aimed at decreasing the activity rate. These solutions include: reduction of clock frequency via parallelization; employment of low switching activity or non-glitching circuit blocks, and standby (sleep mode) power reduction circuitry [ 11.
In general, digital IC designers do not want to sacrifice circuit performance (i.e., speed) while reducing power consumption. Although the decrease in gate oxide thickness in smleddown technologies helps in increasing the drive current, Zm, the gate oxide thickness is limited to 40-45 due to tunneling and reliability constraints [2] . Zm can be also increased via effective channel length reduction but this results in increased variability as will shown later. Lowering threshold voltage, V,, can be an efficient method for reducing the delays in digital IC's. However, it leads to the increase in leakage currents, Zag, and thus the increase in the static power dissipation, Pld, which is undesirable especially for the battexy-operated equipment in the standby mode. If this leakage power constraint is critical, Vth must remain constant while scaling down VDD. This will, however, introduce a severe penalty in speed. Hence, to achieve an optimal trade-off between IC performance (speed) and total power dissipation (the sum of PCkrxe P k d and the short circuit power dissipation component P,J, a number of factors ranging from architecWcircuit solutions, choice of supply voltage, to the choice of technology and device parameters must be taken into account The possible technologies for low power IC's include: scaleddown twin-tub bulk CMOS, triple-well bulk CMOS issues. We will demonstrate the capabilities of several technologies ( 0 . 5~ and 0 . 3 5~ twin-tub CMOS, 0 . 6~ triplewell CMOS and 0 . 1 8~ TFSOI technologies). We will present the effects of scaling down supply voltage on device parameters and IC performance. We will also report the results of statistical characterization of these processes. We will pay special attention to the matching of the device parameters (both global and local). Finally we will present digital and analog designer perspectives on the effects of process fluctuations on the design of low-power analog IC's in the state-of-the-art CMOS technologies.
Technology Capabilities
Typical values of key device parameters (Vfh, Ion, Io$ for mini" size devices in four different technologies are shown in Table 1 . Unfortunately, this also decreases the speed of the cells, as shown in Fig. 1 and Table 2 5V for a fixed fan-out (which is assumed to be dominated by interconnect). Table 2 shows that, for the same V,, scaling the supply voltage leads to a very significant reduction in the power dissipation components but also to a penalty in terms of speed. 
The values for
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Statistical characterization
Technology scaling for performance improvement has to be traded off with process manufachuability, an operation which can be quantified as the amount of variability inrroduced during the fabrication process. To extract these components, sensitivity analysis followed by the analysis of variance (ANOVA) should be used.
Global variations (inter-die), which are significant across the whole wafer, and local mismatches (inm-die), which are relevant within the single die must be characterized and modeled.
As pointed out in the introduction, a precise characterization of global variations is critical to digital design, where both interconnect and gate variabilities are heavily affected by these fluctuations. The presence of process gradients across the wafer heavily affects inter-chip variations but can be accurately predicted because it is systematic in nature [lo] . Furthermore, it has been reported [9] that inter-chip variations account for at least 2/3 of the total wafer variance. Similarly, the accuracy in the characterization of local mismatches can be drastically improved by extracting, from the total variance, the systematic part [ll]. As will be shown later, local device mismatches are, in general, more critical in analog applications [12] , and in low voltagehow power design, the " e m for this kind of variability is even more critical. Lower power supply voltages imply a reduction in the value of (Vgs -Vth) which results in The data from Fig. 3 , for a 0 . 3 5~ CMOS bulk process and extracted from a population of more than 400 dice, shows that, in case of minimum sized devices, the global current mismatch, given as the ratio oMD/ID, increases up to a factor of 35 when the input voltage is decreased from 3.3V down to 0.2V and as the device is driven from strong inversion down into deep subthreshold region. Clearly, the reduced swing of the input signal typical of low voltage applications, ampIifies the effect of current mismatch. This result is significant because it provides the warning to the designer that, although the mismatch in threshold voltage and gain factor can appear to be very good, the effect on the drain current mismatch can be stiU very strong. Fig. 4 shows the standard deviation of Vth vefsus the inverse of [15] , lateral diffusion of Fig. 6 Distribution of K dopants between adjacent high-energy implanted wells [16] . They will have a dominant effect on local mismatch and should be considered in the standard characterization procedure. Due to the phenomena described above, the systematic contribution to local mismatch increases significantly. 
The digital designer's perspective
Process variability has been long considered an analog design problem only. However, as the minimum size of the CMOS device decreases to deep submicron, the effect of process variability has an increasing impact on the performance of digital IC's. Below we present the effect of process variations on power consumption of digital circuits. In standard static CMOS, for minimum feature size below OSpm, most of the power is consumed by switching the load capacitance. The capacitance and resistance of interconnection lines, however, can be controlled quite accurately, (typically within k5%). Moreover the switching component of the power consumption can be considered as the "useful" part of the total power dissipated by a logic circuit, as opposed to the short circuit and leakage components, since it is the energy necessary to perform the actual computation for which the circuit has been designed.
However, as we mentioned in the introduction, there exist other circuit solutions to explore low voltagehow power trade-offs such as, for example, multiple threshold or quadrail circuits [171. In these cases me combination of short circuit and leakage power may be more significant, therefore we present below a brief discussion of the sensitivity Of The impact of process variations on the short circuit component of the power consumption, Psc, can be quite significant. In fact, this component is affected directly, through the shift of the logic threshold of the pull-up with respect to the pull-down stack of a CMOS cell, and indirectly, through the increase of the transition time of the switching events. The direct impact of the process variability on the short circuit component is usually quite moderate (e.g. APsc < lo%), whereas the indirect component can be as large as +30% with respect to typical. We have characterized the effect of this indirect mechanism on the blocks of a standard cell library in a 0 . 5~ CMOS technology. In order to do so, we have initially characterized the parameters of a linear equation that relates P,, to the output transition time:
where is the actual value and p (-crf) the mean value of either the rise or fall time.
In equation (3), Po represents the short circuit component of the power dissipation for a typical process, and the first term accounts for the additional power dissipated because of variations in the output transition time. The amount of extra power is then weighted by a factor K.
Then, for each cell in the library, we have exuacted the worst case (at Bo) output transition time from a MonteCarlo simulation. The distribution of K across the different cells in the library is shown in Fig. 6 . It can be seen that, even if generally the value of this coefficient is approximately SO, it may assume values as large as several hundreds for a simple inverter. Thus the total variation in the short circuit power component for 3 0 variation of the output transition time can increase up to 30%.
Although the direct impact of process variations on the leakage component of power consumption is typically low, the process variability affects the subthreshold slope. However, leakage is still a problem for the battery operated IC's and it may be also quite significant in the solutions with greatly reduced threshold voltage. From the digital designer viewpoint, the process variability l i m i t s the possible reduction of Vth necessary to maintain a sufficient worst-case noise margin. Recently digital designers have started to employ analog style differential architectures (e.g.. CVSL [IS]) to low power design to minimize noise and cross-talk. These low voltage swing technologies are extremely sensitive to the local mismatch which increases the importance of intra-die variations.
The analog designer's perspective
Most CMOS analog IC's need accurate control of the transistor bias currents. In fact, excessive variations of these currents due to manufacturing tend to Sacrifice power dissipation at the high extreme of bias current, and speed at the lower extreme, while dependence of bias currents on supply voltage result in poor power supply rejection. Accurate biasing can be achieved by a central (master) bias circuit which generates a multiplicity of currents and distributes them around the chip. These currents are used by local (slave) bias circuits which in turn produce the required bias voltages or currents for the nearby analog circuits. Another advantage of t h i s choice is that a complete chip powerdown can be simply achieved by tuming off the central bias circuit. The "Proportional To Absolute Temperature" (PTAT), and the "Proportional To Square Root of Absolute Temperature" (PTSRAT) are central bias circuits most commonly used. These absolute temperature coefficients for reference currents are chosen by designers to compensate for similar but opposite coefficients of the MOS device parameters, keeping the performance of the complete circuit almost independent from the operating temperature. Therefore, the reference current, Zb dependence from process parameters is unwelcome, especially in the case of low power IC's, because it forces analog designers to choose a eypical value for the central bias current much higher than the desired mini" to assure a good yield during volume production of the chip Very simplified schematics of PTAT and P T S W circuits in a N-well CMOS technology are shown in Figs. 7 and 8, respectively, where Z , is the reference current generated by central bias, k is Boltzmann's constant, T is the absolute temperature, p and Cox are MOS channel mobility and oxide specific capacitance, W/L is the MOS width to length factor, R is a poly or diffused resistor, A is the emitter area ratio between two vertical "parasitic" BJT's which are always present in a CMOS process, B is the ratio between 
Thus, if the resistor temperature coefficient is negligible, the bias current is linearly related to absolute temperature. Considering the tolerance on poly resistor (f30 = +15%) and practical V,, values (k30 = +lOmV) as independent random variables, the S o bounds for bias current are -21% and
+24%.
For the PTSRAT bias:
Since the channel mobility has an approximate T"-' temperature dependence, the bias current is proportional to the square root of absolute temperature. Again, assuming the tolerance on MOS channel mobility and oxide thickness (k30 = +12%) and practical threshold mismatch (e.g., for relatively large devices 5 5 0 = +8mV) as unrelated processes, the +30 bounds for bias current are -28% and +31%.
Conclusions
In this paper we have examined the manufacturability of four types of technology suitable for low voltage/low power applications. We have argued that the proper trade-off to be considered while lowering the supply voltage has to involve speed of the gates and the total power dissipation. We have demonstrated that the manufacturability is becom- 
